Acelerador en hardware para la inferencia de una red neuronal convolucional by González , Edwin et al.
   
 
   
 
 
 
 
 
El siguiente artículo ha sido 
aceptado para ser publicado en el 
vol. 30, no. 1 de la revista Ciencia e 
Ingenieria Neogranadina.  Esta 
versión es preliminar y puede 
contener algunos errores. 
 
 
Cómo citar: 
González , E., Villamizar Luna , W. D., & Fajardo Ariza, C. A. (2019). A Hardware 
Accelerator for the Inference of a Convolutional Neural network. Ciencia E Ingenieria 
Neogranadina, 30(1). https://doi.org/10.18359/rcin.4194  
   
 
   
 
A Hardware Accelerator for the Inference of a 
Convolutional Neural network 
 
Acelerador en hardware para la inferencia de una red 
neuronal convolucional 
 
 
Edwin González*  
Walter D.  Villamizar Luna**  
Carlos A. Fajardo ***  
 
 
Fecha de recepción: 12 de julio de 2019 
Fecha de aprobación: 31 de octubre de 2019 
 
Cómo citar: 
González , E., Villamizar Luna , W. D., & Fajardo Ariza, C. A. (2019). A Hardware 
Accelerator for the Inference of a Convolutional Neural network. Ciencia E Ingenieria 
Neogranadina, 30(1). https://doi.org/10.18359/rcin.4194 
 
                                            
Universidad Industrial de Santander. E-mail edwin.gonzalez4@correo.uis.edu.co. ORCID: 
https://orcid.org/0000-0003-2217-9817  
** Universidad Industrial de Santander. E-mail walter.villamizar@correo.uis.edu.co. ORCID: 
https://orcid.org/0000-0003-4341-8020 
*** Universidad Industrial de Santander. E-mail cafajar@uis.edu.co. ORCID: https://orcid.org/0000-
0002-8995-4585 
   
 
   
 
Resumen 
 
Las redes neuronales convolucionales cada vez son más populares en aplicaciones 
de aprendizaje profundo, como por ejemplo en clasificación de imágenes, 
reconocimiento de voz, medicina, entre otras. Sin embargo, estas redes son 
computacionalmente costosas y requieren altos recursos de memoria. En este 
trabajo se propone un acelerador en hardware para el proceso de inferencia de la 
red Lenet-5, un esquema de co-procesamiento hardware/software. El objetivo de la 
implementación es reducir el uso de recursos de hardware y obtener el mejor 
rendimiento computacional posible durante el proceso de inferencia. El diseño fue 
implementado en la tarjeta de desarrollo Digilent Arty Z7-20, la cual está basada en 
el System on Chip (SoC) Zynq-7000 de Xilinx. Nuestra implementación logró una 
precisión del 97.59% para la base de datos MNIST utilizando tan solo 12 bits en el 
formato de punto fijo. Los resultados muestran que el esquema de co-
procesamiento, el cual opera a una velocidad de 100 MHz, puede identificar 
aproximadamente 441 imágenes por segundo, que equivale aproximadamente a un 
17% más rápido que una implementación de software a 650 MHz. Es difícil 
comparar nuestra implementación con otras implementaciones similares, porque las 
implementaciones encontradas en la literatura no son exactamente como la que 
realizó en este trabajo. Sin embargo, algunas comparaciones, en relación con el uso 
de recursos lógicos y la precisión, sugieren que nuestro trabajo supera a trabajos 
previos. 
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Abstract 
Convolutional Neural Networks (CNNs) are becoming increasingly popular in deep 
learning applications, e.g. image classification, speech recognition, medicine, to 
name a few. However, the CNN inference is computationally intensive and 
demanding a large among of memory resources. In this work is proposed a CNN 
inference hardware accelerator, which was implemented in a co-processing scheme. 
The aim is to reduce the hardware resources and achieve the better possible 
throughput. The design was implemented in the Digilent Arty Z7-20 development 
board, which is based on System on Chip (SoC) Zynq-7000 of Xilinx. Our 
implementation achieved a 97.59% of accuracy for the MNIST database using only 
12-bits fixed-point format. The results show that the co-processing scheme operating 
at a conservative speed of 100 MHz can identify around 441 images per second, 
which is about 17% times faster than a 650 MHz - software implementation. It is 
difficult to compare our results against other implementations based on Field-
Programmable Gate Array (FPGA), because the others implementations are not 
exactly like ours. However, some comparisons, regarding the logical resources used 
and accuracy, suggest that our work could be better than previous works. 
 
 
Besides, the proposed scheme was compared with a hardware implementation 
regarding power consumption and throughput. 
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1 Introduction 
 
Image classification has been widely used in many areas of the industry. 
Convolutional neural networks (CNNs) have achieved high accuracy and robustness 
for image classification (e.g. Lenet-5 [1], GoogLenet [2]). CNNs have numerous 
potential applications in object recognition [3][4], face detection [5], and medical 
applications [6],between others. In contrast, modern models of CNNs demand high 
computational cost and large memory resources. This high demand is due to the 
multiple arithmetic operations that must be computed and the huge amount of 
parameters that must be saved. Thus, large computing systems and high energy 
dissipation are required. 
 
Therefore, several hardware accelerators have been proposed in recent years to 
achieve the usage of low power and high performance [7-10]. In [11] an FPGA-based 
accelerator is proposed, which is implemented in Xilinx Zynq-7020 FPGA. They 
implement three different architectures: 32-float bits, 20-bits fixed point format and a 
binarized (one bit) version, which achieved an accuracy of 96.33%, 94.67% and 88% 
respectively.  In [12] an automated design methodology was proposed to perform 
a different subset of CNN convolutional layers into multiple processors by partitioning 
available FPGA resources. The results achieved a 3.8x 2.2x and 2.0x higher 
throughput than previous works in AlexNet, SqueezeNet, GoogLenet respectively. 
In [13] a CNN for a low-power embedded system was proposed. The results 
achieved 2x energy efficiency compared with GPU implementation. In [14] some 
methods are proposed to optimize CNNs regarding energy efficient and high 
throughput. In this work, an FPGA-based CNN for Lenet-5 was implemented on the 
Zynq-7000 platform. This work achieved a 37% higher throughput and 93.7% less 
energy dissipation than GPU implementation, and the same error rate of 0.99% as 
software implementation. In [15] is implemented a 6-layer accelerator for MNIST digit 
recognition, which uses 25 bits and achieves and accuracy of 98.62%. In [16] is 
implemented a 5-layer accelerator for MNIST digit recognition, which uses 11 bits 
and achieves and accuracy of 96.8%. 
 
It is important to mention that most of the works mentioned above have used a High-
Level Synthesis (HLS) software. This tool allows the creation of an accelerator from 
software directly without the need to manually create a Register Transfer Level 
(RTL). However, HLS software generally causes higher hardware resource 
utilization, which explain why our implementation required less logical resources 
than previous works. 
   
In this work, we implemented an RTL architecture for the Lenet-5 inference, which 
was described by using directly an Hardware Description Language (HDL) (eg. 
Verilog).  The work aims to achieve low hardware resource utilization and high 
throughput. We have designed an Software/Hardware (Sw/Hw) co-processing to 
   
 
   
 
reduce hardware resources. The work established the number of bits, in a fixed-point 
representation, that achieves the best ratio between accuracy/number_of_bits. The 
implementation was done using 12-bits fixed-point on the Zynq platform. Our results 
show that there is not a significant decrease in accuracy besides the low hardware 
resource usage. This paper is organized as follows: Section 2 describes CNNs. 
Section 3 explains the proposed scheme. Section 4 presents details of the 
implementation and the results of our work. Section 5 discusses the results and 
some ideas for further work. Finally, Section 6 concludes this paper. 
 
 
 
2 Convolutional neural networks  
 
 The CNNs allows the extraction of features from input data to classify them into a 
set of pre-established categories. To classify data CNNs must be trained. The 
training process aims to fit the parameters to classify the data with the desired 
accuracy. During the training process, many input data are presented to the CNN 
with the respective labels. Then a gradient-based learning algorithm is executed to 
minimize a loss function by updating CNN parameters (weights and biases) [1]. The 
loss function evaluates the inconsistency between the predicted label and the current 
label. 
A CNN consist of a series of layers that run sequentially. The output of a specific 
layer is the input of the subsequent layer. The CNN typically uses three types of 
layers: Convolutional, sub-sampling and fully connected layers. Convolutional layers 
extract features from the input image. Sub-sampling layers reduce both spatial size 
and computational complexity. Finally, the Fully connected layers classify the data. 
 
Figure 1. Lenet-5 architecture. 
Source: Adapted from [1]. 
 
2.1 Lenet-5 architecture 
 
The Lenet-5 architecture [2] includes seven layers (Figure 1): three Convolutional 
layers (C1, C3, and C5), two sub-sampling layers (S2 and S4) and, two fully 
connected layers (F6 and OUTPUT). 
   
 
   
 
In our implementation, the size of the input image is 28 × 28 pixels. Table 1 shows 
the dimensions of input, feature maps, weights, biases for each layer. 
  
Table 1. Dimension if CNN layers 
Layer 
Size 
Input 
n × n × p 
Weights 
k × k × p × d 
Biases 
d 
Feature Maps 
m×m× d 
C1 28 × 28 × 1 5 × 5 × 1 × 6 6 24 × 24 × 6 
S2 24 × 24 × 6 N. A N. A 12 × 12 × 6 
C3 12 × 12 × 6 5 × 5 × 6 × 16 16 8 × 8 × 16 
S4 8 × 8 × 16 N. A N. A 4 × 4 × 16 
C5 4 × 4 × 16 4 × 4 × 16 × 120 120 1 × 1 × 120 
F6 1 × 1 × 120 1 × 1 × 120 × 84 84 1 × 1 × 84 
Output 1 × 1 × 84 1 × 1 × 84 × 10 10 1 × 1 × 10 
 Source: Own elaboration. 
The convolutional layers consist of kernels (matrix of weights), biases and an 
activation function (Eg. Rectifier Linear Unit (ReLu), Sigmoid). The convolutional 
layer takes the feature maps in the previous layer with p depth and convolves them 
with k × k kernels with the same depth. Then, the bias is added to convolution 
output and this result passes through an activation function, in this case, ReLu [17]. 
The kernels shift into the input with a stride of one to obtain an output feature map. 
The convolutional layers have d feature maps of n − k + 1 × n − k + 1 pixels. 
Note that weights and bias parameters are not found in the S2 and S4 layers. The 
output of a sub-sampling layer is obtained by taking the maximum value from a batch 
of the feature map in the preceding layer. A fully connected layer has d feature 
maps. Each feature map result of the dot product between the input vector of the 
layer and the weights vector. The input and weights vector have p elements. 
 
3 Software/hardware co-processing scheme 
 
Figure 2 presents the proposed SW/HW co-processing scheme to perform the 
Lenet-5 inference on Zynq-7000 SoC. It consists of two main parts: an Advance 
RISC Machines (ARM) processor and an FPGA, which are connected by the 
Advanced eXtensible Interface 4 (AXI4) bus [18]. Into the ARM processor runs a C 
application, which is responsible for the data transfer between software and 
hardware. On the other hand, a hardware accelerator is implemented on the FPGA. 
This accelerator consists of a custom computational architecture that performs the 
CNN inference process. 
 
   
 
   
 
 
Figure 2. General Software/Hardware co-processing scheme. 
Source: Own elaboration.    
 
3.1 Hardware accelerator 
 Figure 3 shows the hardware accelerator that develops the inference process of 
the CNN. The FSM controls the hardware resources into the accelerator. The 
REGISTER_BANK contains the dimensions of the entire architecture (Table 1). The 
MEMORY_SYSTEM Consist of four Blocks RAM (BRAMs). The first one stores the 
weights, and the second one stores the biases. The RAM_3 and RAM_4 store the 
intermediate values of the process. These memories are overwritten in each layer. 
All four memories are addressed by the ADDRESS_RAM module.
 
Figure 3. Hardware accelerator scheme. 
Source: Own elaboration. 
   
 
   
 
The MATH_ENGINE is the mainstream module in our design because it performs 
all the necessary arithmetic operations in the three types of layers mentioned in 
Section 2. All feature maps of the layers are calculated by reusing this module. It is 
necessary to highlight the saving of the hardware resources with the implementation 
of this module 
This module is used to:   
    • To perform a convolution process in a parallel fashion.  
    • To calculate a dot product between vectors  
    • To add the bias  
    • To evaluate the ReLu activation function  
    • To perform the sub-sampling process  
 
To perform all the processes mentioned above, the module MATH_ENGINE is 
composed of CONV_DOT, BIAS_&_ReLu, and SUB_SAMPLING. The overall 
architecture of the MATH_ENGINE is shown in Figure 4. 
 
  
 
Figure 4. Math engine. 
Source: Own elaboration. 
   CONV_DOT consists of six blocks. Each block performs either a convolution 5×5 
or a dot product between vectors with a length of 25. The BIAS_&_ReLu submodule 
adds a bias to the output of the CONV_DOT submodule and performs the ReLU 
function. The SUB_SAMPLING submodule performs a max-pooling process (layers 
S2 and S4). 
 
3.2 Description of the Sw/Hw scheme process  
 
Before the accelerator classifies an image, it is necessary to store all the required 
parameters (weights, biases, and dimensions of CNN layers). The processor sends 
the input image and the parameters to the MEMORY_SYSTEM and the 
   
 
   
 
BANK_REGISTER respectively. Initially, RAM3 stores the image. Then, the 
processor sets the start signal of FSM, which initiates the inference process. The 
FSM configures the MATH_ENGINE, ADDRESS_RAM, and MEMORY_SYSTEM 
according to the data into the BANK_REGISTER.  
As mentioned, for convolutional and fully connected layers, the CONV_DOT 
submodule performs the convolution or the dot product operations respectively.  
The Bias_&_ReLu submodule adds the bias and performs the ReLu activation 
function. On the other hand, for subsampling layers, the input is passed through the 
SUB_SAMPLING submodule. According to the current layer, the MATH_ENGINE 
output could be either the result of Bias_&_ReLu or SUB_SAMPLING.  
 
In order to reduce the amount of memory required, we implemented a re-use 
memory strategy. The strategy is based on the use of just two memories, which are 
switched to store the input and the output of each layer. For example, into the Layer_i 
the input is taken from the RAM3 and the output is stored into the RAM4. Then, into 
the Layer_(i+1) input is taken from the RAM4 and the output is stored into the RAM3 
and so on.    
 
The Lenet-5 has ten outputs, one for each digit. The classification of the image is 
the digit represented by the output that has the maximum value. The inference 
process is carried out by executing all the layers. Once this process is finished, the 
FSM sends an interruption to the ARM processor, which enables the transfer of the 
result from the hardware accelerator to the processor. 
 
4 Results  
 
This section describes the performance of the SW/HW co-processing scheme 
implementation. The implementation was carried out into a Digilent Arty Z7-20 
development board using two’s complement fixed-point. This board is design around 
the SoC Zynq-7000 with 512MB DDR3 memory. The SoC integrates a dual-core 
ARM Cortex-A9 processor with Xilinx Artix-7 FPGA. The ARM processor runs at 
650MHz and the FPGA is clocked at 100MHz. The project was synthesized using 
Xilinx Vivado Design Suite 2018.4 software. 
 
4.1 CNN training and validation 
 
CNN was trained and validated on a set of handwritten digits images from the MNIST 
database [1]. The MNIST database contains handwritten digits from 0 to 9. The digits 
are centered on a 28x28 pixel grayscale image. Each pixel is represented by 8-bits, 
obtaining values in a range from 0 to 255. Where 0 means white background, and 
255 means black foreground. The MNIST database has a training set of 60.000 
images and a validation set of 10.000 images. API Keras with TensorFlow backend 
was used to train and validate the CNN in python. Python was set up to use a 
floating-point representation to achieve high precision. 
 
In other hand, the inference process was iterated eight times on the proposed 
   
 
   
 
scheme by changing the word length and the fractional length. CNN parameters and 
the validation set were quantized in two’s complement fixed-point representation 
using MATLAB. Table 2 shows the percent of accuracy obtained in each validation. 
 
 
Table 2. Accuracy for different data representation. 
 
Word Length  
[bits] 
≪Integer, Fraction≫ 
Accuracy 
% 
Floating Point 32 N.A 98.85% 
Fixed Point 
17 ≪7,10≫ 98.85% 
15 ≪6,9≫ 98.70% 
16 ≪8,8≫ 98.70% 
15 ≪7,8≫ 98.70% 
14 ≪6,8≫ 98.68% 
12 ≪6,6≫ 97.59% 
11 ≪6,5≫ 91.46% 
16 ≪5,11≫ 61.31% 
Source: Own elaboration. 
 
   
The ≪ W, F ≫ notation indicates the integer length (W) and the fractional length 
(F). A start point was set by finding the number of bits that represent the maximum 
value in the integer part. 
 
 
4.2 Execution time 
 
The number of clock cycles spent in data transfer between software and hardware 
is counted by a global timer. A counter was implemented on the FPGA, which counts 
the number of the clock cycles required for the hardware accelerator to perform the 
inference process. Table 3 shows the execution time of the implementation. 
  
Table 3.Execution times per image.  
Process 
Time 
[ms] 
Load parameters 7.559* 
Load Image Input 0.122 
Inference process 2.143 
Extract output data 0.002 
Total Time 2.268 
Source: Own elaboration.  
   
   
 
   
 
The parameters are sent, to the hardware, only once when the accelerator is 
configured by the processor. Therefore, the time to load the parameters* was not 
considered in the total execution time. 
   
The execution time per image is 2.268 ms. Thus, our implementation achieves a 
throughput of 440.917 images per second. 
 
4.3 Hardware resources utilization 
 
Table 4 shows the hardware resources utilization for different word lengths. As the 
MATH ENGINE performs 150 multiplication in parallel, the amount of Digital Signal 
Processors (DSPs) used in all cases is constant. In this case, 150 DSPs in the MATH 
ENGINE and 3 DSPs are used in the rest of the design.  
 
 
Table 4. Comparison of hardware resource utilization for different word length. 
Precision   
Word Length  
[bits] 
Hardware resources Max  
accuracy % LUTs FFs BRAM [KB] 
Fixed 
Point 
17 4738 2922 173.25 98.85 
16 4634 2892 164.25 98.70 
15 4549 2862 155.25 98.70 
14 4443 2832 146.25 98.68 
12 4254 2772 119.25 97.59 
11 4151 2742 114.75 91.46 
Source: Own elaboration. 
  
Note that, a shorter word length reduces the hardware resources. However, it is 
important to consider how the accuracy will be affected by the integer and fractional 
length (See Table 2). 
 
4.4 Power estimation 
 
The power estimation for the proposed scheme was done by using Xilinx Vivado 
software (See figure 5). This estimation only reports the consumption of the SoC 
Zynq-7000 (a DDR3 RAM memory is considered as part of the ARM processor).  
The FPGA consumes power in the software implementation due to the architecture 
of the Zynq-7000 platform. Note that the ARM processor consumes most of the total 
power even when the hardware accelerator performs the inference process, which 
takes most of the execution time. 
  
   
 
   
 
 
Figure 5. Power estimation for proposed scheme. 
Source: Own elaboration. 
 
5 Discussion 
 
We compared the implementation of our co-processing scheme with two different 
implementations on the Zynq-7000 platform: a software-only and a hardware-only 
solution. In the software-only solution, the input image and CNN parameters are 
taken to the DDR3 RAM memory. The hardware-only solution uses a serial 
communication (Universal Asynchronous Receiver-Transmitter (UART) module) for 
replacement the ARM processor in the co-processing scheme. 
 
Table 5 shows the results of the three implementations on Arty Z7 board. Although 
the proposed scheme implementation uses less than twice the word length of the 
software-only solution, the accuracy only fell 1.27%. In addition, our co-processing 
scheme achieved the highest throughput. The hardware-only implementation is a 
low power version of the proposed scheme. Future work will focus on improve the 
performance of hardware-only solution.  Note that hardware-only implementation 
has the lowest throughput because of the bottleneck imposed by the UART (to 
transfer the input image, CNN parameters are stored in BRAMs). However, this 
implementation could be the best option for applications where the power 
consumption was critical and not throughput. 
. 
Table 5. Power estimation for different implementations. 
 
Co-processing 
scheme 
Hardware-only Software-only 
Data format 
Fixed-point 12 
bits 
Fixed-point 12 bits 
Floating-point 32 
bits 
Frequency (MHz) 100 100 650 
Accuracy (%) 97.59 97.59 98.85 
Throughput 
(images/second) 
441 7 365 
Power estimated 
(W) 
1.719 0.123 1.403 
Source: Own elaboration. 
 
 
 
   
 
   
 
As metioned, it is difficult to compare our results against other FPGA-based 
implementations, because the others implementations are not exactly like ours. 
However, some comparisons can be made regarding the use of logical resources 
and accuracy.  Table 6 presents a comparison with some predecessors works. 
 
Table 6. Comparison with some predecessors works. 
Metric Our Design [11] [17] [18] 
Model 
3 Conv 
2 Pooling 
2 FC 
2 Conv 
2 Pooling 
1 FC 
2 Conv 
2 Pooling 
2 FC 
2 Conv 
2 Pooling 
Fixed Point 12 bits 20 bits 25 bits 11 bits 
Operation 
Frequency 
100MHz 100MHz 100MHz 150MHz 
BRAM 45 3 27 0 
DSP48E 158 9 20 83 
FF 2 772 40 534 54 075 40 140 
LUT 4 254 38 899 14 832 80 175 
Accuracy 97,59% 94,67% 98,62% 96,8% 
Source: Own elaboration. 
 
Note that, our design uses less Look-Up Tables (LUTs) and Flip-Flops (FFs) than 
these previous works. Only [15] achieves a better accuracy because this 
implementation uses more bits, however this number of bits increases the amount 
of logical resources.  
 
 
6 Conclusion 
 
In this paper, a Sw/Hw co-processing scheme for Lenet-5 inference was proposed 
and implemented on Digilent Arty Z7-20 board. The results show an accuracy of 
97.59% using a format of 12-bits fixed-point. The implementation of the proposed 
scheme achieved a 17% higher throughput than a software implementation on the 
Zynq-7000 platform. Our results suggest that the usage of fixed-point data format 
allows the reduction of hardware resources without compromising the accuracy. 
Furthermore, the co-processing scheme makes it possible to improve the inference 
processing time. This encourages future advancements in energy-efficient on 
embedded devices for deep learning applications.
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